

Ref. No.3564

ONKYO_® SERVICE MANUAL

CD/VCD/LD PLAYER MODEL DX-V370

CD/CDV/LD PLAYER MODEL DX-V350





Black and Golden models

Black model

DX-V370(B) UWT,DX-V370(G)UWT	110V-240V AC, 50/60Hz		
DX-V350(B) UWT	110V-240V AC, 50/60Hz		

SAFETY-RELATED COMPONENT WARNING!!

COMPONENTS IDENTIFIED BY MARK A ON THE SCHEMATIC DIAGRAM AND IN THE PARTS LIST ARE CRITICAL FOR RISK OF FIRE AND ELECTRIC SHOCK. REPLACE THESE COMPONENTS WITH ONKYO PARTS WHOSE PART NUMBERS APPEAR AS SHOWN IN THIS MANUAL.

MAKE LEAKAGE-CURRENT OR RESISTANCE MEASUREMENTS TO DETERMINE THAT EXPOSED PARTS ARE ACCEPTABLY INSULATED FROM THE SUPPLY CIRCUIT BEFORE RETURNING THE APPLIANCE TO THE CUSTOMER.



SPECIFICATIONS

1. SAFETY INFORMATION	
AND SPECIFICATIONS	2
2. EXPLODED VIEWS AND PARTS LIST	3
3. SCHEMATIC DIAGRAM	14
4. PCB CONNECTION DIAGRAM	32
5. PCB PARTS LIST	46
6. ADJUSTMENT	49
7. GENERAL INFORMATION	61
7.1 PARTS	61
7.1.1 IC	
7.1.2 DISPLAY	79
7.2 DIAGNOSIS	80
7.2.1 SELF-DIAGNOSTIC FUNCTION	80
7.2.2 DISASSEMBLY/ASSEMBLY	83
7.2.3 AGEING MODE	86
7.2.4 VCD COLOR BAR OUTPUT	87
7.3 BLOCK DIAGRAM	88



1. SAFETY INFORMATION

This service manual is intended for qualified service technicians; it is not meant for the casual do-it-yourselfer. Qualified technicians have the necessary test equipment and tools, and have been trained to properly and safely repair complex products such as those covered by this manual.

Improperly performed repairs can adversely affect the safety and reliability of the product and may void the warranty. If you are not qualified to perform the repair of this product properly and safely, you should not risk trying to do so and refer the repair to a qualified service technician.

WARNING

Lead in solder used in this product is listed by the California Health and Welfare agency as a known reproductive toxicant which may cause birth defects or other reproductive harm (California Health & Safety Code, Section 25249.5).

When servicing or handling circuit boards and other components which contain lead in solder, avoid unprotected skin contact with the solder. Also, when soldering do not inhale any smoke or fumes produced.

NOTICE

(FOR CANADIAN MODEL ONLY)

Fuse symbols - (fast operating fuse) and/or - (slow operating fuse) on PCB indicate that replacement parts must be of identical designation.

REMARQUE

General

(POUR MODÈLE CANADIEN SEULEMENT)

Les symboles de fusible - (fusible de type rapide) et/ou - (fusible de type lent) sur CCI indiquent que les pièces de remplacement doivent avoir la même désignation.

SPECIFICATIONS

System	LaserVision Disc system,
0,5.5	Compact Disc digital audio system, and
	Compact Disc digital video system
Laser	Semiconductor laser: wavelength 780 nm
Power requirements:	AC 110-240 V, 50/60 Hz
Power consumption	36 W
Weight	6.6 kg
Dimensions	420 (W) x 405 (D) x 132 (H) mm
	(Not including protruding cables, etc.)
Operating temperature	+5°C to +35°C
Operating humidity	5% to 85% (no condensation)
Video Output (2 pairs)
	NTSC specifications
TOTTING C	

Output level 1 Vp-p (75Ω when loaded, synchronous negative Jacks)
Audio Output (2 pairs)	

Audio Output (2 pans)	
Output level	
During analog audio output	200 mVrms (1 kHz, 40%)
During digital audio output	200 mVrms (1 kHz, -20 dB)

Number of channels .	
Jacks	RCA jack

Digital audio characteristics

S/N ratio 10	Hz to 20 kHz 2 dB (EIAJ) nit of measurement 0.001% W. PEAK) or lower (EIAJ)
--------------	--

Specifications for LDs conforming to EIAJ.

Other Terminals

Accessories	
AC-3•RF OUTPUT	
CONTROL OUT	
CONTROL IN	Minijack (3.5ø)

nemote control unit	1
AA/R6P dry cell batteries	2
Audio cord	
Video cord	1
Power cord	1
Operating Instructions	1

NOTE:

The specifications and design of this product are subject to change without notice, due to improvement.




2. EXPLODED VIEWS AND PARTS LIST

NOTES: • Parts marked by "NSP" are generally unavailable because they are not in our Master Spare Parts List.

● The ⚠ mark found on some component parts indicates the importance of the safety factor of the part. Therefore, when replacing, be sure to use parts of identical designation.

Screws adjacent to ▼ mark on the product are used for disassembly.

2.1 PACKING



(1) PARTS LIST

Mark	No.	Description	Part No.
1112111			
NSP	1	Dry Cell Battery (R6P, AA)	VEM-013
	2	Video Cord	VDE1036
	3	Audio Cord	VDE1033
Δ	4	AC Power Cord	DDG1065
NSP	5	Polyethylene Bag	29100097-1AY
			1 7771 007
	6	Power Plug Adapter	VKX1007
	7	Operating Instructions	VRE1065
		(English/Chinese)	
	8	• • • • •	
	9	Remote Control Unit	See Contrast table (2)
	10	Battery Cover	VNK3703
	11	Pad L	VHA1197
	12	Pad R	VHA1198
	13	Mirror Mat	DHL1006
	14	Packing Case	See Contrast table (2)


(2) CONTRAST TABLE

DX - V370 (B), DX - V370 (G) and DX - V350 (B) have the same construction except for the following:

				Remarks		
Mark	No.	Symbol and Description	DX-V370 (B)	DX-V370 (G)	DX-V350 (B)	Hemano
	9 14	Remote Control Unit Packing Case	VXX2517 VHG1673	VXX2517 VHG1676	VXX2519 VHG1684	



2.2 EXTERIOR AND DISC TRAY SECTION



(1) PARTS LIST

Mark	No.	Description	Part No.	Mark	No.	Description	Part No.
	1 2 3 4 5	Cover Screw Screw Rear Cover Guide Plate (R)	See Contrast table (2) BBZ30P080FMC See Contrast table (2) See Contrast table (2) VNE1939	NSP	11 12 13 14 15	Cushion Damp Cushion Label LD Tray Assy Door (CD) AS	VEC1682 VEC1683 VRW1289 VXA2173 See Contrast table (2)
	6 7 8 9	Guide Plate (L) CD Tray Lock Plate Lock Plate Spring	VNE1938 VNK3007 VNL1703 VBH1188		16 17 18 19 20	Door Spring Door Holder Door (LD) Damper Assy Washer	VBH1248 VNE1967 See Contrast table (2) VXA1999 VEC1254
					21	Mirror Mat	VHL1039


(2) CONTRAST TABLE

DX - V370 (B), DX - V370 (G) and DX - V350 (B) have the same construction except for the following:

				Remarks		
Mark	No.	Symbol and Description	DX-V370 (B) DX-V370 (G) DX-V350		DX-V350 (B)	Hemarks
	1 3 4 15 18	Cover Screw Rear Cover Door (CD) AS Door (LD)	28184675 BCZ40P060FZK VNK4020 28148361 28148363	28184676 BCZ40P060FNI VNK4020 28148362 28148364	28184675 BCZ40P060FZK VNK4034 28148328 28148363	

DX-V370 DX-V350

2.3 TOP VIEW SECTION





(1) PARTS LIST

Mark	No.	Description	Part No.	<u>Mark</u>	No.	Description	Part No.
	1 2 3 4 5	Center Plate Rubber Mat Thrust Holder Clamper Head LD Spring	VNE1971 VEB1114 VNL1663 VNL1603 VBH1240	NSP	11 12 13 14 15	Clamp Spring Clamper Clamper Holder Center Bracket PCB Holder	VBH1239 VNL1604 VNL1680 VNE1965 See Contrast table (2)
	6 7 8 9	Cover Spring Ball Cover LD Hab Ball Ball Guide	VBH1234 VNL1602 VNT1047 VNX1013 VNL1616	NSP	16 17 18 19 20	Damp Cushion Screw Screw VCDB Assy Connector Assy	VEC1602 IBZ30P080FMC BBZ30P080FMC See Contrast table (2) See Contrast table (2)
				NSP NSP	21 22 23	CNNB Assy Screw Rubber Spacer	See Contrast table (2) BBT30P080FCC PEB1128


(2) CONTRAST TABLE

DX - V370 (B), DX - V370 (G) and DX - V350 (B) have the same construction except for the following:

				Part No.			
Mark	No.	Symbol and Description	DX-V370 (B)	DX-V370 (G)	DX-V350 (B)	Remarks	
NSP NSP	15 19 20 21	PCB Holder VCDB Assy Connector Assy (3P) CNNB Assy	VNE2087 VWV1508 VKP2133 Not used	VNE2087 VWV1508 VKP2133 Not used	VNE1964 Not used Not used VWV1472		



2.4 FRONT SECTION



(1) PARTS LIST


Mark	No.	Description	Part No.	Mark	No.	Description	Part No.
	1	Badge	See Contrast table (2)		6	F Bracket	See Contrast table (2)
	2	F Panel	See Contrast table (2)		7	Spacer	27270142
	3	CS Ring	Z39-205		8	L [`] Kev C	VNK3070
	4	Facet	28198778Y		9	Knob (PLAY)	See Contrast table (2)
	5	Clear PLT	See Contrast table (2)		10	FLKY Assy	See Contrast table (2)
				NSP	11	KEYB Assy	See Contrast table (2)
					12	Flexible Cáble (21P)	VDA1567
					13	Flexible Cable `	See Contrast table (2)
					14	Screw	BBZ30P080FMC

(2) CONTRAST TABLE

DX-V370(B), DX-V370(G) and DX-V350(B) have the same construction except for the following :

		Combal and December		Remarks		
Mark	No.	Symbol and Description	DX-V370(B)	DX-V370(G)	DX-V350(B)	nemarks
	1	Badge	28135243	28135242	28135243	
	2	F Panel	27211889	27211890	27211910	
	5	Clear PLT	28191769A	28191770A	28191769A	
	6	F Bracket	27110975	27110976	27110975	
	9	Knob (PLAY)	28325487	28325488	28325487	
	10	FLKY Assy	VWG1824	VWG1824	VWG1810	
NSP	11	KEYB Assy	VWG1823	VWG1823	Not used	
NSP	11	KEYB Assy	Not used	Not used	VWG1811	4
	13	Flexible Cable (22P)	VDA1551	VDA1551	Not used	
	13	Flexible Cable (16P)	Not used	Not used	VDA1566	

2.5 BOTTOM VIEW SECTION



(1) PARTS LIST

Mark	No.	Description	Part No.	Mark	No.	Description	Part No.
	1	MOTHER Assy	See Contrast table (2)	NSP	11	Wire Clip (H)	VEC1181
	2	Screw	BBZ30P080FMC		12	Insulator Assy	DXA1490
Δ	3	POWER SUPPLY Assy	VWR1267		13	Card Spacer A	VEC1708
2:2	4	· · · · ·		NSP	14	Chassis	VNA1857
NSP	5	Rubber Spacer	VEB1252		15	Rear Panel L	See Contrast table (2)
	6	Tray Stopper	VNL1657	NSP	16	Mechanism Assy	VWT1131
	7	Rear Panel R	VNA1854		17	Flexible Cable (21P)	VDA1465
NSP	8	P. Plate Holder	PNY - 405			(MOTHER CN102 - POWER	(SUPPLY CNS)
NSP	9	PC Support	VEC-269	NSP	18	Panel Holder	VNA1835
1101	10	PCB Hinge	VEC1174		19	Screw	BBZ30P100FMC
				Δ	20	AC Inlet Assy	VKP2116
					21	Spacer	See Contrast table (2)
				NSP	22	Side Plate	DND1122
					23	Screw	BCZ40P060FZK


(2) CONTRAST TABLE

DX - V370 (B), DX - V370 (G) and DX - V350 (B) have the same construction except for the following:

				Part No.			
Mark	No.	Symbol and Description DX - V370		DX-V370 (G)	DX - V350 (B)	Remarks	
		MOTHER Assy Rear Panel L Spacer	VWS1306 VNA1853 REB1171	VWS1306 VNA1853 REB1171	VWS1307 VNA1864 Not used		

DX-V370 DX-V350

2.6 SERVO MECHANISM SECTION




Parts List

Mark	No.	Description	Part No.	Mark	No.	Description	Part No.
		Tilt Base (upper)	VNE1969		31	Housing Assy (3P, Yellow)	VKP2046
NICD	1	BISB Assy	VWG1558	NSP	32	FG Assy	VWG1556
NSP	2		BBZ30P060FMC		33	FG Base	VNL1781
	3	Screw	DD2501 0001 Me		34	Tilt Cam	VNL1643
	4		VNL1679		35	Tilt Cam Spring	VBH1243
	5	Rack (Upper)	VIVLIO79		23	The Cam Opting	
	6	Shaft Stay	VNL1671		36	Screw	PMA30P050FMC
	7	Carriage Shaft (upper)	VLL1478		37	Screw	IBZ26P120FMC
	8	B Cam	VNL1673		38	Motor Base	VNE1941
	9	Shaft Support	VNL1672		39	• • • •	
	10	Support Spring	VBH1265		40	Spindle Motor Assy	VXA2271
		(T)	VNL1678		41	PRC Hub	VNL1684
	11	SW Lever (B)	VNL1682		42	Centering Spring	VBH1269
	12	Large hill		NSP	43	R Turn Table Assy	VXA2225
	13	Flexible Cable (23P)	VDA1528	Nor	44	K Tulli Table Assy	77d EDD
	14	Turn Guide	VNL1701	NSP	45	Spindle Motor	VXM1057
	15	FFC Style Shaft	VLL1474	NSP	43	Spindle Motor	V XIVIIOS I
	16	Guide	VNL1674		46	• • • •	
	17	Lever Spring	VBH1266		47	• • • •	
	18	Turn Gear	VNL1702		48	Screw	IBZ26P060FMC
	19	SW Lever (T)	VNL1695		49	Screw	BPZ20P040FZK
NSP	20	TNSB Assy	VWG1557		50	Housing Assy (2P, Red)	VKP2060
1.01		•		NOD	٠,	Post Condition	DE007VF0
	21	Housing Assy (3P, Black)	VKP2059	NSP	51	Earth Lead Unit	
	22	Tilt Base (Under)	VNL1670		52	Carriage Shaft (Under)	VLL1493
	23	TAN Guide	VNE1973		53	Body Guard	VNL1681
	24	CA Rack	VNL1647		54	FFC Holder	VNL1706
	25	FFC Style Spring	VBH1270		55	CA Guide	VNL1668
	26	Thrust Spring	VBH1245		56	TAN Spring (B)	VBH1264
	26	CA - SW Lever	VNL1644		57	TAN Lever (B)	VNL1669
NICE	27		VWG1555		58	Screw	PMZ20P060FZK
NSP		PKSB Assy	VKP2045		59	Carriage Assy	VWT1110
	29	Housing Assy (3P, Blue)	VBH1263	NSP	60	Cord Binder	ZCB-069Z
	30	Tilt Spring	V DI11200	1,01		-	
					61	Screw	BBZ30P080FMC




2.7 LOADING MECHANISM SECTION

Parts List





2.8 CARRIAGE ASSY



Parts List


Mark	No.	Description	Part No.
	1	CA Gear (A)	VNL1638
	2	CA Gear (B)	VNL1639
	3	Slider Motor Assy	VXX2082
	4	M Holder	VNL1700
	5	Screw	PBZ20P060FMC
	6	Screw	PMZ20P030FMC


13




3. SCHEMATIC DIAGRAM


3.1 OVERALL CONNECTION, PKSB, FG, TNSB, BISB, LMSB AND CARRIAGE ASSEMBLIES












SIGNAL ROUTE

- ⇒:RF SIGNAL ROUTE
- -: FOCUS SERVO LOOP LINE
- = :TRACKING SERVO LOOP LINE



3.2 POWER SUPPLY ASSY









$\langle\!\langle$ NOTE OF SPARE PARTS IN POWER SUPPLY (SYPS) ASSY $\rangle\!\rangle$


- In case of repairing, use the described parts only to prevent an accident.
 Please write the red ✓ mark on the board when the primary section of POWER SUPPLY (SYPS) Assy is repaire.
 Please take care to keep the space, not touching other parts when replacing the parts.






3.3 MOTHER ASSY (1/2) [DX-V370(B), (G)]






DX-V370

3.4 MOTHER ASSY (2/2) [DX-V370(B), (G)]










3.5 MOTHER AND CNNB ASSEMBLIES [DX-V350(B)]







H-b
















DX-V370

3.6 VCDB ASSY [DX-V370(B), (G) ONLY] VCDB ASSY VWV1508 R550 R551 R553 R553 R519 R516 R516 R511 R535 DOT5 R534 DOT5 R534 DOT5 R531 DOT5 R531 DOT7 R531 DOT7 R531 DOT7 GNDD DOT 2 V+5D REQACK IROM TVSYNC DOT 5 DOT 5 DOT 5 DOT 7 DOT 7 DOT 7 C501 0.1 ×501 C505 81 C505 81 C505 81 C505 81 C505 81 C505 81 80 79 78 77 76 79 74 73 72 71 7 41-C530 P 15/ DO17 | P 15/ P82 P81 XRST PA7 PA5 PA5 PA3 PA3 V+5D R502 10K 85 POO 27MHz 86 P01 87 P02 88 P03 P56/AN6 0.1 MD2 OS P54/AN4 IC501 VSS P53/AN3 89 P04 90 P05 91 P06 92 P07 P52/AN2 C130 0.1 92 P05 92 P07 93 P10 94 P11 95 P12 96 P13 GNDD P51/AN1 P50/AN0 252 151 152 152 155 VCD CONTROL MICROCOMPUTER AVSS AVR+ GNDD 97 98 P15 99 R556 10K C504-11-R543\$YBV R544 10K m GNDD CSV R511 CSM R512 RSTV SCKB CSM CSV BUSW 8584 7× RESE V+5D CN201 R704 2 1 R710 220 0 IC102 (1/3) GNDD # C701 0.1 GNDD 1 R705 0 1/8W G2/2 CN703 1 CK D XQ VCC XRP 2 6.75M CSYNC 3 XCLR C902 22P OSDG GNDD # SYN OSDB 777 GNDD R122 Y1_w V+50 1C603 (1/3) R605 -Y4--R125 CNDD Y5 1 R127 ¥7 w 10602 (2/6)1 SROM DATI R130 R131 BCKI Cb2 Cb3 W 32 Cb5 CN1 01 Cb6 Cb7 R135 ZDATO 10602 (3/6) 8 DATO V+5D (1)-V+5D (2)-GNDD (3)-IC602 (5/6) 12 TC74HCT7007AF 220*17 CSM V+5D 70 ZCDCKI R101 470 ZCDCKI R102 330 ZLRCKI R103 330 ZDATI R104 330 ZBCKI R105 220 CRO (S) SIND GNDD 7861 10K 10K C601 LRCKIN DATAIN CN701 **®** BUSW 900 C2POIN LRCKOUT SOUTB R TC74HC125AF R106 330 ZLRCO R107 30 ZDATO R108 330 ZBCKO ⇕ 1/2 ROM 4 y 11 3 G 10 DATAOUT 2G BCKOUT TXD BUSW 를 2A 된 2Y G R109 100 SINA SCKB R110 100 SOUTA (B) RXD VEE SCKA ACK SCKO R112 100 SCKA R113 220 RESET 0 RESET ROM COMPV (O) GNDV C2POI



3.7 FLKY AND KEYB ASSEMBLIES [DX-V370(B), (G)]




KIL

SWITCHES: FLKY ASSY S301: VIDEO CD SYSTEM S302: SURROUND S303: POWER

KEYB ASSY S201: STOP/RETURN (■) S202: REV (I←4 ←4) S203: DISC SIDE (A) S204: CD OPEN/CLOSE

\$205 : LD OPEN/CLOSE \$206 : DISC SIDE (B) \$207 : FWD (►►►) \$208 : PLAY/PAUSE (►/II)

3.8 FLKY AND KEYB ASSEMBLIES [DX-V350(B)]



SWITCHES: FLKY ASSY
S301: DISPLAY OFF
S302: QUICK REVERSE
S303: POWER

KEYB ASSY S201 : STOP/RETURN (■) S202 : REV (I←4 ←4) S203 : DISC SIDE (A) S204 : CD OPEN/CLOSE

\$205 : LD OPEN/CLOSE \$206 : DISC SIDE (B) \$207 : FWD (▶▶▶₩) \$208 : PLAY/PAUSE (▶/II)






4. PCB CONNECTION DIAGRAM

NOTE FOR PCB DIAGRAMS:


- Part numbers in PCB diagrams match those in the schematic diagrams.
- A comparison between the main parts of PCB and schematic diagrams is shown below.

Symbol In PCB Diagrams	Symbol In Schematic Diagrams	Part Name
000 BCE	B C O C	Transistor
8 0 0 0 B C E	E O	Transistor with resistor
000 DGS		Field effect transistor
<u>650/000</u> 0	*****	Resistor array
000		3-terminal regulator

- The parts mounted on this PCB include all necessary parts for several destinations.
 For further information for respective destinations, be sure to check with the schematic diagram.
- 4. View point of PCB diagrams.




4.1 PKSB, FG, TNSB, BISB AND LMSB ASSEMBLIES













4.3 MOTHER ASSY [DX-V370(B),(G)]



SIDE A








)X-V370


MOTHER ASSY



Q451 Q475 IC400 IC500 Q501 Q702 IC700 IC802 Q393 Q391 Q394 Q411 Q102 Q103 IC905 Q915 Q916 Q840 Q908 Q917 IC901


SIDE B






DX-V350

4.4 MOTHER AND CNNB ASSEMBLIES [DX-V350(B)]








I CNNB ASSY

R5039 R5044 R50 R5038 R5045 R5045

MOTHER ASSY



Q451 Q475 Q411 IC400 Q102Q103Q1001 Q9001 500 Q501


1C502 1C802 1C905 Q915 Q916 Q840 Q908 Q917 Q393 Q394 Q391 IC901 IC903

SIDE B



INB ASSY

840 Q908Q917




Q901Q903Q805Q803Q152

Q907


Q221



IC804 Q301-Q303




4.5 VCDB ASSY [DX-V370(B),(G) ONLY]



SIDE A




J VCDB ASSY



SIDE B



4.6 FLKY AND KEYB ASSEMBLIES








WAVEFORMS AND VOLTAGE

MOTHER ASSY

Note: (No) in the table correspond to the pin number.

Measurement condition: In case when (D. audio) is written, at time when disc that has digital audio recording is played.





5. PCB PARTS LIST

NOTES: • Parts marked by "NSP" are generally unavailable because they are not in our Master Spare Parts List.

- The A mark found on some component parts indicates the importance of the safety factor of the part. Therefore, when replacing, be sure to use parts of identical designation.
- When ordering resistors, first convert resistance values into code form as shown in the following examples.

Ex. 1 When there are 2 effective digits (any digit apart from 0), such as 560 ohm and 47k ohm (tolerance is shown by J=5%, and K=10%).

 $5.62k \Omega \rightarrow 562 \times 10' \rightarrow 5621$ RN1/4PC 5621 F

MARK	CIRCUIT NO.	PART NO.	PART NAME	MARK	CIRCUIT NO. D141	PART NO. 223202	PART NAME 1SS254,Diode
		DX-V370	DX-V350		D301,D302	SLR-342MCT31	LED, green
	PKSB AS	VWG1555	VWG1555		D303	SLR-342VCT31	LED, red
		VWG1556	VWG1556		C101	355724709	47 μ F,6.3V, Elect.
	FG AS		VWG1557		C142,C301	355741009	10 μ F,16V, Elect.
	TNSB AS	VWG1557			X101	EFOEC8004A4	Ceramic resonator
	BISB AS	VWG1558	VWG1558		S301-S303	ASG1034	Tact switch
	LMSB AS	VWG1612	VWG1612		CN101	52044-2145	Connector
	POWER AS	VWR1267	VWR1267		CIVIOI	VEC1599	Spacer
	MOTHER AS	VWS1306	VWS1307			VNF1087	FL holder
	VCDB AS	VWV1508				VINITUO/	LT Holder
	CNNB AS		VWV1472	DAY*****	0.10077		
	FLKY AS	VWG1824	VWG1810		R ASSY		100 100 10
	KEYB AS	VWG1823	VWG1811	Â	IC1	252113	ICP-N20,IC protector
				\triangle	IC2	22240517	ICP-N15,IC protector
PKSB	ASSY				IC20	HA17431P	Regulator IC
	S104,S105	DSG1017	Push switch		IC21	222465	NJM4558D
				\triangle	Q1	2SK1460	FET
FG AS	SY			\triangle	Q2,Q3	2SC3377	Transistor
	D101	GP1S24	Photo interrupter		Q20,Q22	2SB1566	Transistor
					Q21,Q23	2SD2395	Transistor
TNSB	VZZV				Q24	2SB891F	Transistor
11101	S111	DSG1017	Push switch		Q25,Q29,Q31	2213284	2SA1740S-R, Transistor
	0111			\triangle	Q26	2SD2007	Transistor
BISB A	CCV				Q27,Q30,Q32	2213354	2SA933S-R, Transistor
DISD /	S112	DSG1017	Push switch	\triangle	DI	D2SB60F4004	Bridge diode
	3112	Dagion	1 4011 2 111011	\triangle	D2	EG01C	Diode
LMSB	ACCV			\wedge	D20	PS2501L1-1M	Photo coupler
LMSD	CN101	52044-1245	Connector	Ameliand	D21,D22,D24	S2LA20	Diode
		DSG1017	Push switch		D23	RK36	Diode
	S101-S103	D3G1017	I dali switch		D25-D27,D30,D31		Diode
					D29	MTZJ8.2B	Zener diode
KEYB		fa.100 0100	C	\triangle	D3	RD18FB2	Zener diode
	CN201	52492-2120	Connector	4	D40	RD30FB3	Zener diode
V370	CN203	52492-2220	Connector	\triangle	D5	MTZJ3.6A	Zener diode
V350		52492-1620	Connector	<u>~</u>	D7	223205	1SS270A,Diode
	S201-S208	ASG1034	Tact switch	<u>A</u>	R22-R25	VCN1033	47Ω, Fuse resistor
				<u> </u>	R27	VCN1035	0.47Ω . Fuse resistor
FLKY	ASSY						·
V370	IC101	PD3364B	Microprocessor IC	Á	R29	VCN1048	68Ω, Fuse resistor
V350		PD3360A	Microprocessor IC	\triangle	R31	VCN1050	8.2 Ω, Fuse resistor
	IC141	S-806D	Reset IC	<u>A</u>	F1	AEK1057	T-2A/125V, Fuse
		GP1U28X	Remote control sensor	\triangle	F2	VEK1033	Thermal fuse
V370	V101	VAW1044	FL tube	\triangle	F3,F4	VEK1034	Thermal fuse
V350		VAW1041	FL tube	\triangle	F5,F6	VEK1035	Thermal fuse
_	Q141	2213290	DTC114ES, Transistor				
	Q142	2213750	DTA144ES, Transistor				

	D. DT.NO.	DADT NAME	MARK	CIRCUIT NO.	PART NO.	PART NAME
MARK CIRCUIT NO.	PART NO.	PART NAME	MAKK	L590,L591	LAU270J	Coil
MOTHER ASSY (DX-V370)		Missonsonson		L801,L808,L809	LAU220J	Coil
IC101	PD0245A2	Microprocessor BA4560F,IC		C101,C225,C226	354731009	47 μ F,10V, Elect.
IC202	XRA4560F	DASP IC		C201,C202,C274	354781009	10 μ F,50V, Elect.
IC300	TC9409BF			C227,C281,C904	354780109	1 μ F,50V, Elect.
IC351	22240675	CA0002AM,IC		C270,C271	CEJA470M10	Elect. capacitor
IC400	LA7134M	Video IC		C275,C339,C340	354781009	10 u F,50V, Elect.
IC500	PD0234A	D-Video processor		C305,C307,C311	354731019	100 µ F,10V, Elect.
IC701	TC74HC4053AF	Logic IC		C315,C333,C334	354731019	100 μ F,10V, Elect.
IC702	NJM2235M	Switch IC		C337	354723319	330 μ F,6.3 V, Elect.
IC703	MC14577CP	Video amp. IC		C363,C369,C369	354731009	47 μ F,10V, Elect.
IC801	LA9425	Preamp. IC		C364,C424,C917	354731019	100 μ F,10 V, Elect.
1C802	LC78621E	Servo control IC		C367	354781009	10 μ F,50V, Elect.
1C803	22240509	TA8410AK,Op. amp		C368,C943	CEASR47M50	Elect. capacitor
IC804	TC4W53F	Analog switch		C412,C484,C491	354724709	47 μ F,6.3V, Elect.
IC901	LA9420M	Servo control		C439	354741019	100 μ F,16V, Elect.
IC902	22240509	TA8410AK,Op. amp		C459	CEANP470M6R3	Non-polar elect.
IC903,IC905	XRA4560F	BA4560F,IC		C493,C530,C534	354731009	47 μ F,10V, Elect.
IC904	BA10393F	Comparator IC		C538,C550,C585	354731009	47 u F,10V, Elect.
Q102,Q501	2PB709A	Transistor		C588,C763,C765	354731009	47 μ F,10V, Elect.
Q103,Q303,Q901	2214070R1	DTC124EK,Transistor		C701,C703	354724709	47 μ F,6.3 V, Elect.
Q152	2SC3802K	Transistor		C706-C708	354724709	47 μ F,6.3 V, Elect.
Q201,Q202	2PD601A	Transistor			354731009	47 μ F,10V, Elect.
Q204,Q205	2SD2144S	Transistor		C801,C803,C820	354752209	22 μ F,25V, Elect.
Q208,Q301,Q392	DTA124EK	Transistor		C821,C922,C967	354724709	47 μ F,6.3 V, Elect.
Q391,Q393,Q394	2PD601A	Transistor		C833,C836,C844	CEALNP470M6R	
Q411,Q803	2SC2412K	Transistor		C838		47 μ F,10V, Elect.
Q451,Q475,Q701	2PD601A	Transistor		C842,C882,C890	354731009 354780229	2.2 μ F,50V, Elect.
Q805,Q903,Q904	2PD601 A	Transistor		C845,C870	CEJA4R7M35	Elect. capacitor
Q834	2SA854S	Transistor		C850		Elect. capacitor
Q840	FMY1A	Dual transistor		C871	VCH1152	47 μ F,10V, Elect.
Q907,Q908	2PD601A	Transistor		C893,C898,C927	354731009	2.2 μ F,50V, Elect.
Q910	DTC124EK	Transistor		C902,C926	354780229	47 μ F,10V, Elect.
Q915,Q917	2PD601A	Transistor		C933,C974,C975	354731009 CELLA 0220M50	Elect. capacitor
Q916,Q1001	2PB709A	Transistor		C968,C987	CEHAQ220M50	Non-polar elect.
Q918	DTA124EK	Transistor		C972	CEANP220M10	Trimming capacitor
D180,D801,D901	1SS254	Diode		VC901	VCM-008	2.2k, Trimming resistor
D902,D905,D963	1SS254	Diode		VR450	PCP1025	
D802	188355	Diode		VR603	RCP1020	4.7k, Trimming resistor
D805	KV1851	Variable capacitor diode		VR604, VR607, VR608		47k, Trimming resistor
D110	224470512	MTZJ5.1B,Zener diode		CN102	52045-2145	Connector
F501	VTF1055	14.3MHz filter		CN103	VKN1199	Connector
X101	VSS1040	9.0MHz ceramic resonator		CN106	B11P-SHF-1AA	Connector
X550	VSS1073	14.318MHz crystal resonator		CN107	52045-2245	Connector
X801	VSS1081	16MHz ceramic resonator		CN108	52045-1245	Connector
L5001	VTH1024	Ferrite bead		CN701	BTFN20S-3SB7	Connector
F305,F306	DTF1069	Bead		CN703	B3B-PH-K-S	Connector
L304	LAU4R7J	Coil		JA14	VKB1091	Terminal
L351,L802-L804	LAU181J	Coil		JA6	VKB1065	Terminal
L352,L412,L415	LAU220J	Coil				
L410	LAU101J	Coil	VCDE	AS (DX-V370)		NOD 1 -1-10
L411,L571	LAU270J	Coil		IC101	CXD1852Q	VCD decoder IC
L413	LAU100J	Coil		IC101,IC603	TC7WU04F	Logic IC
L414	LAU8R2J	Coil		IC201	HM514260CLJ-7	DRAM
L420,L421,L580	LAU430J	Coil		IC301	CXD1913AQ	Digital video encoder IC
L460	LFA561J	Coil		IC401	MC14577CF	Video amp. IC
L461,L470,L800	LAU220J	Coil		IC402	TC7S08F	AND gate
L462	LAU560J	Coil		IC501	PD6193A	VCD control microprocessor

DX-V370 DX-V350


MADY	CIRCUIT NO.	PART NO.	PART NAME	MADE	CIRCUIT NO.	DADTNO	The Torrest energy
MAKK	IC601	TC74HC125AF	Logic IC	WAKK	C450,C838	PART NO.	PART NAME
	IC602	TC74HCT7007AF			C972		4.7 μ F,6.3 V, Non-polar elect.
	IC701	TC7W74F	Logic IC		C274,C275	CEANP220M10	22 μ F,10V, Non-polar elect.
	IC801	PQ20VZ51	Regulator IC		C367,C439	354781009	10 μ F,50V, Elect.
	Q103	2PB709A	Transistor		C270,C271,C363	354781009 354731019	10 μ F,50V, Elect.
	C101,C120,C204	354724709	47 μ F,6.3 V, Elect.		C364,C369,C424		100 μ F,10 V, Elect.
		354724709	47 μ F,6.3 V, Elect.		C530,C550,C700	354731019	100 μ F,10 V, Elect.
	C303,C313,C802 F101	VTH1037	Filter		C701,C763,C765	354731019	100 μ F,10V, Elect.
	CN101	BTFN20P-3RD7	Connector		C801,C803,C820	354731019	100 μ F,10 V, Elect.
	CN201	B3B-PH-K-S	Connector		C895,C898,C917	354731019	100 μ F,10 V, Elect.
	X501		4MHz,Ceramic resonator		C927,C933	354731019	100 μ F,10 V, Elect.
	X401	DSS1069	33.86MHz,Ceramic resonator		C974,C975	354731019	100 μ F,10V, Elect.
	X103	VSS1095	27MHz, Crystal resonator		C227,C281,C904	354731019 354780109	100 μ F,10 V, Elect.
	X103 X102	VSS1097	45.1584MHz, Crystal resonator		C821,C922		1 μ F,50V, Elect.
	X102	1331097	45.1564WHI2,Ctystat Icsoliator		C845,C870	354752209 354780229	22 μ F,25V, Elect.
MOTE	ER ASSY (DX-V 350	١			C902,C926		2.2 μ F,50V, Elect.
MOTH	IC101	PD0245A2	Mechanism microprocessor		C484	354780229	2.2 μ F,50V, Elect.
	IC202,IC903,IC905	XLA4560F	IC		C368,C943	354733319 354784799	330 μ F,10V, Elect.
	IC351	22240675	CA0002AM, Audio IC		C987	CEHAQ220M50	0.47 μ F,50V, Elect.
	IC400	LA7134M	Video IC		C850	CEJA4R7M35	22 μ F,50V, Elect.
	IC500	PD0234A	Digital video processor		C871	VCH1152	4.7 μ F,35V, Elect. Elect. capacitor
	IC701	CXD2046Q	IC		VC901	VCM-008	Trimming capacitor
	IC703	MC14577CP	Video amp. IC		F500,F547	DTF1069	• •
	IC801	LA9425	Preamp. IC		F548,F5554	DTF1069	Chip bead Chip bead
	IC802	LC78620E	Servo control IC		L100,L352,L412	LAU220J	Coil
	IC803	22240034	LA6510,Op. amp.		L351,L802	LAU181J	Coil
	IC804	TC4W53F	Analog switch		L410	LAU101J	Coil
	IC901	LA9420M	Servo control IC		L411,L571	LAU270J	Coil
	IC902	TA8410AK	Op. amp.		L413	LAU100J	Coil
	IC904	XLA10393F	Comparator		L414	LAU8R2J	Coil
	Q1,Q916	2PB709A	Transistor		L420,L421,L580	LAU430J	Coil
	Q102,Q750,Q753	2PB709A	Transistor		L460	LFA561J	Coil
	Q103,Q303	2214070R1	DTC124EK, Transistor		L461,L470,L700	LAU220J	Coil
	Q152	2SC3802K	Transistor		L462	LAU560J	Coil
	Q201,Q202,Q391	2PD601A	Transistor		L5004	LAU1R0J	Coil
	Q204,Q205	2214280	2SD2144S, Transistor		L750-L752,L800	LAU220J	Coil
	Q208,Q301,Q392	2214060R0	DTA124EK, Transistor		L801,L806-L809	LAU220J	Coil
	Q393,Q394,Q451	2PD601A	Transistor		L803,L804	LAU181J	Coil
	Q411,Q803	2214650	2SC2412-K,Transistor		F501	VTF1055	14.3MHz filter
	Q475,Q702,Q703	2PD601A	Transistor		L5005	VTH1024	Ferrite bead
	Q805,Q903,Q904	2PD601A	Transistor		CN503,CN701	BTFN12S-3SB7	Connector
	Q834	2SA854S	Transistor		CN106	B11P-SHF-1AA	Connector
	Q840	FMY1A	Dual transistor		CN103	VKN1199	Connector
	Q901,Q910		DTC124EK, Transistor		CN0108	52045-1245	Connector
	Q907,Q908		Transistor		CN0121	52045-1645	Connector
	Q915,Q917		Transistor		CN0102	52045-2145	Connector
	Q918	2214060R0	DTA124EK,Transistor		JA0008	GP1F32T	Opto. module
	D805	KV1851	Variable capacitor diode		JA6	VKB1065	Terminal
	D110	MTZJ5.1C	Zener diode		JA15	VKB1093	Terminal
		223202	1SS254, Diode			VKN1134	S terminal
		223202	1SS254, Diode		X101	VSS1040	Ceramic resonator
		223231R1	1SS355, Diode		X550	VSS1073	Crystal resonator
			Trimming resistor		X801	VSS1081	Crystal resonator
			Trimming resistor				
		RCP1047	Trimming resistor	CNNB A	SSY (DX-V350)		
	VR608	RCP1047	Trimming resistor		CN510,CN710	BTFN12P-3RD7	Connector
	C534,C836,C842	354724709	47 μ F,6.3 V, Elect.				



6. ADJUSTMENT

6.1 ADJUSTMENT ITEMS AND LOCATION

Adjustment Points (PCB Part)



Adjustment Items


[Mechanical Part]

- 1 Tilt Offset Adjustment
- 2 Tangential Direction Angle Adjustment for Side A
- 3 Spindle Motor Centering Adjustment for Side A
- Orosstalk Check and Fine Tilt Offset Adjustment for Side A
- 5 Focus Servo Loop Gain Adjustment
- 6 Tracking Servo Loop Gain Adjustment
- Tangential Direction Angle Adjustment for Side B
- 8 Spindle Motor Centering Adjustment for Side B
- Crosstalk Check and Fine Tilt Offset Adjustment for Side B

[Electrical Part]


- (1) Master Clock Adjustment
- ② Output Video Level Adjustment

Adjustment Points (Mechanism Part)






6.2 JIGS AND MEASURING INSTRUMENTS






6.3 TEST MODE





DX-V370 DX-V350

TEST MODE: PLAY



TEST MODE: OFF









6.4 NECESSARY ADJUSTMENT POINTS

When EXCHANGE MECHANISM ASSY PARTS	Adjustment Points
Exchange pickup	Mechanical 0,2,3,4,5,6,7,8,9
	Electric
Exchange spindle motor	Mechanical 9,8
	Electric point
■ EXCHANGE PCB ASSY	
Exchange board MOTHER ASSY	Mechanical point 1,4,5,6,9
	Electric point Note: ① and ② are adjusted already.





6.5. MECHANICAL ADJUSTMENT






























6.6 ELECTRICAL ADJUSTMENT









6.7 OPERATIONS IN THE TEST MODE

■ Test Mode Remote Control Unit (GGF1067)



TV Monitor Display





7. GENERAL INFORMATION

7.1 PARTS

7.1.1 IC

• The information in the list is basic information and may not correspond exactly to that shown in the schematic diagrams.

■ PD3364A (FLKB ASSY : IC101)

. MODE CONTROL IC

Pin	Funct	ion						1/0	Function	
No.	Mark	Pin name	NO	Function	No.	Mark	Pin name	VO		
1	vcc	_	1	+5V power supply	33	P46	Not used	0	NC (OPEN)	
2	P90	XRESET OUT	0	MOTHER ASSY reset output	34	P45	Not used	0	NC (OPEN)	
3	SCK1	XSCK	1/0	Serial communication clock (mecha. control and character generator)	35	P44	Not used	0	NC (OPEN)	
4	SI1	S-MTOF	I	Serial communication data input (mecha. control and VCD control)	36	P43	Not used	0	NC (OPEN)	
5	SO1	S-FTOM	0	Serial communication data output (mecha. control and character generator and VCD control)	37	P42	SEG K			
6	P94	xospcs	0	Character generator (PD0234A) CS output (L : enable)	38	P41	SEG J			
7	P95	Not used	0	NC	39	P40	SEGI			
8	P96	Not used	0	NC	40	P50	SEG H			
9	P97	POWER ON	0	Power supply switching output of the MOTHER ASSY	41	P51	SEG G	0	Display segment output	
10	AVC C		1	+5V power supply	42	P52	SEG F			
11	P00	KEYIN3	1	Key data input	43	P53	SEG E			
12	P01	FSX	1	For error rate measurement	44	P54	SEG D	1		
13	P02	KEYIN1	1	Key data input	45	P55	SEG C			
14	P03	Not used	1	GND	46	P56	SEG B			
15	P04	Not used	1	GND	47	P57	SEG A			
16	P05	MODEL SELECT 1	1	Power supply switch	48	VDISP	-29V		-29V	
17	P06	Not used	ı	GND	49	P60	G10			
18	P07	Not used	1	GND	50	P61	G9	-	1	
19	AVSS	_	I	GND	51	P62	G8			
20	TEST	Not used	1	GND	52	P63	G7			
21	X2	Not used	0	NC (OPEN)	53	P64	G6		Disabel and autout	
22	X1	Not used	1	+5V	54	P65	G5	l °	Display grid output	
23	VSS	GND	1	GND	55	P66	G4	1		
24	osc 1	_	1	Main system clock oscillation (8MHz)	56	P67	G3			
25	osc 2	_	0	Main system clock oscillation (closs 2)	57	P70	G2			
26	XRST	XRESET IN	1	CPU reset (L : RESET)	58	P71	G1	-		
27	IRQo	SHAKE	1/0	Mechanism control serial communication requirement	59	P72	(SURROUND)	0	LED output : Surround	
28	IRQ1	SEL IA	1	Remote control input	60	P73	(VCD SYSTEM)	0	LED output : VIDEO CD system	
29	P14	V-ACK	1/0	VCD control serial communication requirement	61	P74	(STANDBY)	0	LED output : Standby	
30	P15	EFLG	I	For error rate measurement	62	P75	LD/XVCD	0	LD/VCD screen switch	
31	P16	Not used	ı	GND	63	P76	XDSPCS	0	DSP (TC9409AF) CS output (L : enable)	
32	P47	DOGFOOD	0	Pulse output for WATCH DOG	64	P77	Not used	0	NC (OPEN)	



PD0245A2 (MOTHER ASSY: IC101) • MECHANISM CONTROL IC

- Pin Arrangement (Top View)

+5V	1 Vcc 2 P67/O 3 P66/O	P20/I/O 64 P21/I/O 63 P22/I/O 62	- SHAKE (O) - RWC (O, L) - WRQ (I)
SRDMUTE (O, H)	4 P65/O	P23/I/O 61	THOLD (I)
XTLT_ON (O, L)	5 P64/O	P24/I/O 60	- FSEQ (I)
TILTERR (A/D) TBALERR (A/D)	6 P63/A/D3 7 P62/A/D2	P25/I/O 59 P26/I/O 58	DETAMP (I) DEEMPA (O, L)
SLDRERR (A/D)	8 P61/A/D1	P27/VO 57	PCTCTL (O, H)
SLDRPOS (A/D)	9 P60/A/D0	P00/I/O 56	- TLATCH (O, H)
XFOK (I)	10 P47//O/INT4	P01//O 55	TBCLOCK (I)
SINGLE (I) -	11 P46/VO/INT3	P02/I/O 54	- DVPLAT (O, H)
TBALDRV(PWM, L)	12 P45/I/O/PWM2	P03/I/O 53	- PCTLVL (O, L)
XCD (O, H)	13 P44/I/O/DOCI	P04/I/O 52	- XFTS (O, L)
XPLAY (O, H)	14 P43/I/O/MACS	P05/I/O 51	- XCX (O, L)
SQOUT (I) —	15 P42/I/O/SI2	P06/I/O 50	- SQ2 (O, H)
SO3 (O, H)	16 P41/I/O/SO2	P07/I/O 49	- SQ1 (O, H)
SCK3 (O, H)	17 P40/I/O/SCK2 18 P37/I/O/PWM1	P10/I/O 48	- REFLOCK (I) - NRINH (O. L)
SLDRDRV(PWM, Z)	19 P36/I/O/SI1	P12/I/O 46	- NRINH (O, L) - DETPOW (1)
SO1 (O, H)	20 P35/VO/SO1	P13/I/O 45	DOCINH (O, L)
SCK1 (1/0)	21 P34/I/O/SCK1	P14/I/O 44	- MEMORY (I)
TZC (I)	22 P33/I/O/CNTR	P15/I/O 43	- XVCECAN (O, H)
SBSY (I)	23 P32/I/O/INT2	P16/I/O 42	- XSURRND (O, H)
TILTDRV (I/O, Z)	24 P31/I/O	P17/I/O 41	- TURN
XANA (O, H)	25 P30/I/O	Vsync/l 40	- XPBV (!)
XPBV (I)	26 P50/INT1	Hsync/I 39	XPBH (I)
CNVss	27 CNVss	DATA/I 38	- DATA (I)
XRESET	28 RESET 29 Xin	P53/I 37 P54/I 36	FG (I) - AV1GMOD (I)
XIN	30 Xou	P55/1 35	- SW2 (I)
χου · · · · · · · · · · · · · · · · · · ·	31 ø	P56/I 34	- SW3 (I)
GND -	32 Vss	P57/1 33	- SW1 (I)
uno	02 100		(1)

• Pin Function


No.	Pin Name	VO	Function
1	vcc		Power supply pin Apply 5V±10%
2	RFCORR	0	RF correction switch signal output H: Gain UP CD, CDV-A: Low, CAV inner circuit gain up, others are High
3	MUTE	0	Audio mute control signal output of audio system L: Release MUTE H: MUTE
4	SRDMUTE	0	Mute control signal output for AC3 Release MUTE during playback. L: Release MUTE H: MUTE
5	XTLT ON	0	Tilt operation information L: During operation In the OPEN/CLOSE, the voltage will up about 10% by using this port.
6	TILTERR	I A/D	This signal is A/D converted as the tilt servo control input. Control the tilt motor so that this signal becomes 2.5V.
7	TBALERR	I A/D	Tracking balance error signal input This signal is A/D converted as the tracking offset control input.
8	SLDERR	I A/D	This signal is A/D converted as the slider servo control input. Control the tilt motor so that this signal becomes 2.5V.
9	SLDPOS	I A/D	Pickup position detection switch input Detect the position by reading A/D input value which each switches are resistance divided.
10	XFOK	ı	Focus servo lock signal input L: Lock H: Unlock Use for lock detection of focus servo.
11	SINGLE	1	This information transmit to mode control by communication. L: Port high H: Port low Use for the signal mode
12	TBALDRV	O PWM	Output the tracking offset signal to PWM output, then use for auto tracking offset. 910 µsec period, tri-state control H, L, Z
13	XCD	0	LD/CD switch signal output L:CD H:LD
14	XPLAY	0	Signal output during spindle servo L: During servo H: During acceleration, brake and stop
15	SQOUT	ı	Command data input from DSP Read out SUBQ
16	SO3	0	Serial 3 data signals output Serial signals are common used and signal distinguishes from the latch signals (DVPLAT and TLAT).
17	SCK3	0	Serial 3 clock signals output
18	SLDDRV	O PWM	Slider control signal output 5V=FWD, 0V=REV, 2.5V=STOP 910 µ sec period, tri-state control H, L, Z

No.	Pin Name	VO	Function
19	SI1	1	Data input from the mode control IC
20	SO1	0	Serial data output to the mode control IC
21	SCK1	1/0	Clock for serial communication with the mode control IC Becomes input mode without communicate with the mode control IC
22	TZC	1 INT	Tracking error zero cross signal input Monitor this signal when searching track count in the miss clamp detection.
23	SBSY	1	Interrupt input for reading sub-code Q data from DSP
24	TILTORY	. 1/0	LOAD/TILT control output 0.5V-Tray IN, OUT/Tilt DOWN, UP 2.5V-STOP Use for tilt servo that tilt drive is PWM output.
25	XANA	0	Digital/Analog audio switch signal output L: Analog H: Digital
26	XPBV	1	Playback vertical sync. signal input of LD/CDV L: During vertical sync.
27	CNVss	1	Ground for A/D conversion
28	XRESET	1	Reset signal input L: Reset H: Release reset Mode control is controlled.
29	XIN	1 .	9MHz clock oscillation input
30	XOUT	0	9MHz clock oscillation output
31	N.C.	0	Not used
32	GND	ı	Ground
33	SW1		
34	SW3	1	Switch input for Loading/Tilt position detection
35	SW2		
36	AV1GMOD	I	AV1 gijutu mode When this port set to H, unti-shock control will be effective by Address C-bit2 from the mode control.
37	FG	ı	Spindle motor FG signal input 16 outputs per rotation Used after dividing by 2 in microprocessor
38	DATA	1	Input pin for Phillips code decoder with built in mechanism controller
39	XPBH	ı	Playback H-SYNC input for Phillips code decoder
40	XPBV		Playback V-SYNC input for Phillips code decoder
41	TURNA	1	Turn switch input H: side A L: side B
42	XSURRND	0	Surround control H:OFF L:ON
43	XVCECAN	0	Voice cancel output H: OFF L: Cancel
44	MEMORY	ı	Memory model discrimination H: Memory model L: Non-memory model
45	DOCINH	0	Control the clamp pulse and clamp killer by tri-state value
46	DETPOW	1	Use for power abnormal signal input port. L: Normal H: Abnormal
47	NRINH	0	Control output of the noise reduction switch signal output L: CX ON H: CX OFF
48	REFLOCK	1	Reference signal input from DVP L: Phase not aligned H: Phase aligned (Non-memory)
49	SQ1	0	Analog audio switch signal output 1/L L: Squelch OFF H: Squelch ON
50	SQ2	0	Analog audio switch signal output 2/R L : Squelch OFF H : Squelch ON
51	XCX	0	Analog audio CX noise reduction switch signal output : L: CX ON H: CX OFF
52	XFTS	0	Serial command output switch signal output of DSP/others L:DSP H:others
53	PCTLVL	0	Signal output for the picture quality adjustment L:SHARP2 (strong) H:SHARP1 (weak)
54	DVPLAT	0	PD0234 serial latch signal output Latches at falling edge.
55		I	Spindle lock signal input L: Unlock H: Lock
56		0	DAC & digital filter PD2026B serial control latch signal output Latches at falling edge.
57	PCTCTL	0	Outline correction signal output L: Correction OFF H: Correction ON
58	DEEMPA	0	DSP deemphasis control L:OFF H:ON
59	DETAMP	1	Spindle over-current detection signal input L : Over current H : Normal
60	FSEQ	i	Subcode sync. conformity detection signal input L : Not conformity H : Conformity
61	THOLD	T	Track jump accelerating / decelerating signal input L : other H : accelerating / decelerating
62	WRQ	1	Subcode Q reading OK signal input L: NG H: OK This pin will be H when Subcode Q data passed by CRC check.
63	RWC	0	DSP read / write command signal output L : Read H : Write
64	SHAKE	1/0	Handshake signal for data communication with the mode control IC This pin is the bilateral data line and each microprocessor control the Input / Output.



LA7134M (MOTHER ASSY: IC400)

- · VIDEO IC
- Block Diagram






PD0234A (MOTHER ASSY : IC500)

• DVP

Block Diagram



DX-V370 DX-V350

•	Pi	n F	-11	nc	:ti	O	n


No.	Pin Name	VO	Function
	FCH	ı	MEMSYS:1 Switch the field of SSG by "H"
1	REFLOCK	0	MEMSYS:0 Outputs "H" when the phase difference of H/V sync. signal associated with the time-base-corrected video signal and those associated with SSG is small enough.
2	D00		
3	DO1		
4	DO2		Outputs the digital data of the time-base-corrected video signal for the memory system.
5	DO3		When using the internal memory controller (MEMSYS:1 & EXTMC:0), output for field memory and external output are common
6	DO4	0	used. Perform the data output setting with the serial command.
7	DO5		DO7: MSB, DO0: LSB
8	DO6		
9	DO7		
10	XRCK	0	Inverting outputs the CLK of the reading system. When using the internal memory controller (MEMSYS:1 & EXTMC:0), phase is able to control with the serial command.
11	RCK	0	Outputs the CLK of the reading system. When using the internal memory controller (MEMSYS:1 & EXTMC:0), phase is able to control with the serial command.
12	DGND		Ground of digital system Connect to GND.
13	D17		
14	DI6		
15	DI5		Digital video signal input
16	DI4	1	Outputs the field memory when using the internal memory controller (MEMSYS:1 & EXTMC:0) and inputs the external signal
17	DI3	·	when using the external A/D. DI7: MSB, DI0: LSB
18	DI2		
19	DI1		
20	DIO		
21	DAGND		Ground for DAC Connect to GND.
22	VOUT	0	DAC output of the time-base-corrected video signal
23	DAVDD	_=_	Power supply for DAC Connect to GND.
24	DAREF		Reference pin for DAC Normally, decoupling to the DAGND through the 0.1 μ F laminated ceramic capacitor.
25	DCOGND1		Ground for DCO Connect to GND.
26	IBIAS		Current setting pin of the bias circuit Normally, connect to DAGND through the 10kΩ resistor.
27	DCOVDD1		Power supply for DCO Connect to +5V.
28	DCO0	0	DCO output pin Outputs a fsc in synchronization with the input video signal. This signal is multiplied by 4 to produce CLK of writing system.
29	DCO6	1	Waveform shaping input pin 6 Inputs a signal obtained by delaying the DCO5 output signal by 35 ns. (to be self biased)
30	DCO3	- 1	Waveform shaping input pin 3 Inputs a signal obtained by delaying the DCO5 output signal by 70 ns. (to be self biased)
31	DCO1	1	Waveform shaping input pin 1 Inputs a DCO0 output signal via the fsc BPF. (to be self biased)
32	DCOVDD2		Power supply for output multiplied by 4 Connect to +5V.
33	DCO2	0	Waveform shaping input pin 2 Outputs a signal obtained through waveform shaping of the DCO0 output signal.
34	DCO5	0	Waveform shaping input pin 5 Outputs a signal multiplied by 2.
35	DCO7	0	Waveform shaping input pin 7 Outputs a signal multiplied by 4.
36	DCOGND2		Ground for output multiplied by 4 Connect to GND.
37	ADCK	- 1	CLK input for writing system Inputs DCO7 output signal via a 4fsc BPF. (to be self biased)
38	CSYNC	1	Composite sync. input for character generator When using the OSD for single (EXTMIX:1), input the composite sync. for generating the character.
39	CHCK		EXTMIX :1 CLK input for character generator Inputs 2fsc.
	CHCK	0	EXTMIX :0 CLK output for character generator Outputs 2fsc.
40	XCHB	0	EXTMIX:1 Blanking signal output
	XCHB		EXTMIX :0 Blanking signal input Inputs "L" when inserting the blanking signal.
41	XCHA	0	EXTMIX :1 Character signal output
	XCHA	1	EXTMIX :0 Character signal input Inputs "L" when inserting the character signal.
42	OSDLATCH	1	Latch input for OSD Serial transmission of the OSD control data is able to accept by this pin set to "L".
43	OSDCLK	- 1	CLK input for reading the OSD data


No.	Pin Name	VO	Function
44	OSDDATA	-	Control data input for OSD Read the data in synchronization with CLK which input to OSDCLK pin.
45	ACOM	0	Jitter correction signal output for analog audio
46	XPBV	0	PB system V sync. output Outputs the signal obtained by separating V sync. signal from the signal at pin 61 (XPBCSY) with negative logic.
47	XPBH	0	PB system H sync. output Outputs the signal obtained by separating H sync. signal from the signal at pin 61 (XPBCSY) with negative logic.
48	TBCLOCK	0	PLL lock detection signal output Outputs "H" when the spindle loop and the TBC loop are locked.
49	XSLAT	1	Serial interface latch input Gives the latch timing for data applied to the serial interface. Latches at "L".
50	SCLK	I	CLK input for the serial interface SDATA value will be read at the rising edge.
51	SDATA	1	Data input pin for the serial interface
52	XRST	ı	System reset input Input for initializing the internal register of IC with negative logic.
53	ADGND	_	Ground for ADC Connect to GND.
54	ADBIAS	_	NC or connect to ADGND.
55	RBT		ADC bottom reference input Gives the bottom reference voltage of ADC.
56	ADVDD		Power supply for ADC Connect to +5V.
57	VIN		ADC input Inputs the composite video signal.
58	RTP	+	ADC top reference input Gives the top reference voltage of ADC.
59	WGND	<u> </u>	Ground for writing system Connect to GND.
	WVDD	 -	Power supply for writing system Connect to +5V.
60	-		Inputs the composite sync. signal of PB system with negative logic.
61	XPBCSY		Inputs the dropout detection pulse with positive logic.
62	DOSP		
63	TOO	1	Inputs the tracking-servo open signal with positive logic.
64	XI512	0	Outputs a 1/512th division of the CLK of reading system.
65	SPERR	0	PFD error output of the spindle error It outputs the result of comparison (PFD) between PBH and reading system H in tristate.
66	GCONT	0	Spindle gain control output Outputs a PWM signal according to the serial-command specified value. Acceleration control output Tristate output of the acceleration/deceleration signal, which depends either on the forced
67	ACCNT	0	acceleration control output Tristate output of the acceleration/deceleration signal, the error detection by serial command or error detection by H sync. signal. Spindle error PWM input Inputs a signal obtained through the voltage comparison between the spindle error signal which has
68	PWMI		Spindle error PWM input Inputs a signal obtained through the voltage comparison between the spindle error which Spindle error direction element input Inputs a signal obtained through the voltage comparison between the spindle error which
69	FR		has passed through a loop filter and the destination voltage.
70	DRVA		Output for driving the spindle motor driver It is applicable to either a brush or brushless motor, selection of which is by a serial command.
71	DRVB		
72	TSTIN	1	Input for IC test Fixed to "L".
73	RGND		Ground for reference system Connect to GND.
74	хо	0	Connect the X'tal. Connect the 8fsc when using the internal memory controller (MEMSYS:1 & EXTMC:0) and the 4fsc is at
75	ΧI	1	others.
76	RVDD		Power supply for reference system Connect to +5V.
77	XSGCSY	0	Internal SSG composite sync. output Outputs the composite sync. signal of the internal SSG with negative logic. It can be delayed by a serial command with a specified delay duration.
78	WFM	0	MEMSYS:1 & EXTMC:1 Field monitor output of write system Outputs "H" for the odd field.
′°	XWR	0	MEMSYS:1 Write reset output Outputs a signal to initializing the writing address of field memory. Outputs "L" pulse for 1CLK on every field of write system. Connect to XWRST input of field memory.
70	хтвсн	0	MEMSYS:1 TBC H sync. output Outputs the time-base-corrected H sync. signal with negative logic.
79	XWE	0	MEMSYS:1 & EXTMC:0 Write enable output Control the writing operation of field memory. "L" for enable and "H" for disenable. Connect to XWE input of field memory.
90	XTBCV	0	MEMSYS:1 TBC V sync output Outputs the time-base-correcter V sync, signal with negative logic.
80	XRR	0	MEMSYS:1 Read reset output Outputs a signal to initializing the reading address of field memory. Outputs "L" pulse for a EXTMC:0 1CLK on every each field of read system. Connect to XRRST input of field memory.



■ LC78621E (MOTHER ASSY : IC802)

- SERVO CONTROLER & EFM DEMODULATOR
- Block Diagram





Pin Function

No.	Pin Name	VO	I	Function			
1	DE-FI	1	Defect detection signal (DEF) input pin ("L" at not used)				
2	TAI	1		Test input pin with pull-down resistor			
3	PDO	0		Phase comparison output for controlling the external VCO			
4	V Vss	=		Power supply for PLL and internal VCO Normally, 0V.			
5	ISET	Al	For PLL	Connect a resistor for current adjustment of PDO output			
6	V VDD	-		Ground for internal VOO Normally, 5V.			
7	FR	Al		For VCO frequency range adjustment			
8	Vss	_	Ground for dig	gital system Normally, 0V.			
9	EFMO	0		EFM signal inversion output			
10	EFMO	0	For slice level control	EFM signal output			
11	EFMIN	1	18761 66111161	EFM signal input			
12	TEST2	ı	Test input pin	Test input pin with pull-down resistor			
13	CLV+	0	Output pin for	controlling the spindle servo Acceleration for CLV+ is "H" and Deceleration for CLV- is "H".			
14	CLV-	0	Tristate outpu	t is able to output with command			
15	V/P	0		tching monitor output of rough servo/phase control H: Rough servo, L: Phase control mode			
16	FOCS	0	Output pin for	tocus servo ON/OFF Focus servo ON for "L"			
17	FST	0	Focus start pu	ulse output (open drain output)			
18	F2D	1	Focus error ze	erocross signal input ("L" at not used)			
19	HFL	1	Track detection	on signal input (schmitt input)			
20	TEŞ	1	Tracking error	signal input (schmitt input)			
21	PCK	0		output for EFM data playback (4.3218MHz at phase clock)			
22	FSEQ	0		Sync. signal detection output Becomes "H" when the sync. signals between the detected sync. signal from EFM signal and internal generated sync. signal are aligned.			
23	TOFF	0	Tracking OFF	Tracking OFF output			
24	TGL	0	Output pin for	Output pin for output tracking gain switch Gain up for "L".			
25	THLD	0	Tracking hold	output			
26	TEST3	ı	Test input pin	with pull-down resistor			


No.	Pin Name	VO			Function				
27	VDD		Power supply for digit	Power supply for digital system Normally, 5V.					
28	JP+		Output pin for track jump When JP+ is "H", Acceleration in the outer direction jump or Deceleration in the inner direction jump.						
-20		0	When JP- is "H": Acceleration in the inner direction jump or deceleration in the outer direction jump.						
29	JP-			Fristate output is able to output with the bcommand.					
30	DEMO	1		Sound output function input for the player adjustment with pull-down resistor					
31	TEST4	1	Test input pin with pull-down resistor						
32	EMPH	0	Deemphasis monitor output H: during playback the deenphasis disc						
33	LRCKO		Digital filter output		Word clock output				
34	DFORO	0			R ch data output				
35	DFOLO				L ch data output				
36	DACKO				Bit clock output				
37	TST10	10	Test output pin C	pen (Normally, output					
38	USDACK	_			Bit clock input				
39	USDFIN		Antishock correspon	dence input	Lich and Rich data				
40	USDFIR		("L" at not used)		Test input pin Normally, "L".	ad)			
41	USLRCK	1	Antishock correspond		Input word clock input ("L" at not us				
42	LRSY	4		L/R clock output	DACLK (at RES)	Polarity inversion (CK2COK mode)			
43	CK2	- 0	ROMXA correspondence	Bit clock output		ROMOUT (ROMXA mode)			
44	ROMXA	-		Data output	Data (complement) (at RES)	HOMOOT (HOMAN HOMA)			
45	C2F		output	C2 flag output					
46	MUTEL	0	4	Mute output					
47	L VDD				Power supply for L ch Normally, 5V.				
48	LCHP	0	1	L ch P output					
49	LCHN	0		L ch N output					
50	LVSS		For1bit DAC	Ground for L ch Normally, 0V.					
51	RVSS			Ground for R ch Normally, 0V.					
52	RCHN	0		Rich Nioutput					
53	RCHP	0		Rich Pioutput					
54	RVDD			Power supply for R ch Normally, 5V.					
55	MUTER	0		Mute output					
56		0	Digital OUT output						
57		0	Perion signal output of subcode block						
58		0	Correction monitor output of C1, C2, single and double						
59		0	Subcode P, Q, R, S, T, U and W output Period signal output of subcode frame Rise down when the subcode is stndbyed.						
60		0	10.000						
61		+ -	7 25kHz man signa	Subcode reading clock input (schmitt input)					
62		10		7.35kHz sync. signal output which is divided the frequency from the crystal resonator.					
63		0		Standby output of subcode Q output					
64		1		Read / Write control input					
65		- 0	Subcode Q output Command input from the microcomputer						
66	-	+	Command input from the microcomputer Command input take in clock or subcode take out clock input from SQOUT (schmitt input)						
67		+		Command input take in clock or subcode take out clock input from Secon (scimilla input) Chip reset input Once turn to "L" at the power ON					
68		+ 0		en (Normally, output "					
69		- 0	Laser ON/OFF output Control with the serial data command from the microcomputer						
70		- 0	16.9344MHz output		33.8688MHz in the fourfold speed plays				
71		10	4.2336MHz output						
72		10		Auxiliary output Control with the serial data command from the microcomputer.					
73		+		Test input pin with pull-down resistor					
74		+;		Test input pin with pull-down resistor Chip select input with pull-down resistor					
75		+-	Ground for the crystal resonator Normally, 0V.						
76		+-	Connect the 16.9344MHz crystal resonator.						
78		0	Connect the 33.8688MHz crystal resonator in the fourfold speed playback system.						
1 '0	_	+-	Power supply for the crystal resonator Normally, 5V.						
79	XVDD		Test input pin with pull-down resistor						


DX-V370

■ CXD1852Q (VCDB ASSY : IC101)

MPEG1 DECODER

• Pin Assignment (Top View)





Pin	Function			
No.	Pin Name	vo	Function	
1	VSS	-	Connect to ground	
2	XTL0O	0	Master clock of video decoder Clock input to XTL0I or connect a oscillator between XTL0I and XTL0O. Frequency is 27MHz, 28.6363MHz (NTSC 8fsc), 35.4686MHz (PAL 8fsc).	
3	XTL0I	ı		
4	VDD		+3.3V power supply	
5	HA2		When host interface is parallel mode, HA0-HA3, become register address input pins. When host interface is serial mode, HA0 becomes serial data input pin, and HA1-HA3 are fixed to "L" level.	
6	HA3		When host interface is senai mode, HAO becomes senai data input pint, and TRATATIAS are made to	
7	HD0	1		
8	HD1	-	When host interface is parallel mode, HD0-HD7, become register data input/output pins. When host interface is serial mode, HD0 becomes serial data output pin, and HD1-HD7 are fixed to "L" level.	
9	HD2			
10	HD3	1 1/0		
11	HD4	1		
12	HD5			
13	HD6			
14	VDD	1-	+3.3V power supply	
15	VSS	<u> </u>	Connect to ground	
16	HD7	1/0	When host interface is parallel mode, HD0-HD7, become register data input/output pins. When host interface is serial mode, HD0 becomes serial data output pin, and HD1-HD7 are fixed to "L" level.	
17	MA3			
18	MA4	1	DRAM address signal output	
19	MA2	7 。		
20	MA5	7	Connect to DRAM address pins agree with number.	
21	MA1			
22	VSS	 	Connect to ground	
23	MA6	+	DRAM address signal output Connect to DRAM address pins agree with number.	
24	MAO	- 0		
25	BC			
26	TCKI	7		
27	TDI	-	Test pin Set to open.	
28	TENAI	7		
29	TDO			
30	VST	_	Test pin Connect to ground.	
31	VSS	_	Connect to ground	
32		+	DRAM address signal output	
33		7 0	Connect to DRAM address pins agree with number.	
34		0	Low address strobe signal output Connect to RAS signal pin of DRAM.	
35		0	Write enable signal output of DRAM Connect to WE signal pin of DRAM.	
36		0	Use for when connecting the 8 bit DRAM When construction of DRAM is 256kw×16bit×2, connect to CAS signal pin of upper word (256k-512k-1) side DRAM (upper and lower bytes are common used). When DRAM is 512kw×8bit×2, connect to MA9 pin (two DRAMs).	
37	XCAS0	0	Column address strobe signal output of DRAM. When construction of DRAM is 256kw×16bit×2, connect to CAS signal pin of lower word (0-256k-1) side DRAM (upper and lower bytes are common used). In other case, connect to all CAS signal pins of DRAM.	
38	MD7			
39	MD8]	Data signal input/output of DRAM Connect to DRAM data pins agree with number.	
40		٦		
41		- 1/0		
42		7		
43		7		
44		T -	+3.3V power supply	
45		T =	Connect to ground	

No.	Pin Name	VO	Function		
46	MD4				
47	MD11	7			
48	MD3	1			
49	MD12	1	Data signal input/output of DRAM Connect to DRAM data pins gree with number.		
50	MD2	٦			
51	MD13	10			
52	MD1	1			
53	MD14	1			
54	MD0	1			
55	MD15	1			
56	OSDEN	1	OSD enable signal Polarity of enable is changed by register setting.		
57	OSDB		OSD data input When input signal which input to OSDEN is enable state, entered color in the color table which setting with there inputs (3 bit) is		
58	OSDG	1 ,			
59	OSDR	1	output to the picture data.		
60	VDD	1=	+3.3V power supply		
61	vss	-	Connect to ground		
01	755		Video output enable signal pin		
62	XVOE	1	L : Picture data output and DCLK output are enabled. H : Disable (High impedance)		
63	R/Cr0				
64	R/Cr1	1			
65	R/Cr2	1			
66	R/Cr3	1			
67	R/Cr4	1	Picture data output Correspondence of output data format (RGB, YCbCr etc.) and output data are able to changed by register setting.		
68	R/Cr5	0			
69	R/Cr6	7			
70	R/Cr7	1			
71	G/Y0	1			
72	G/Y1	1			
73	G/Y2				
74	VDD	_	+3.3V power supply		
75	vss	_	Connect to ground		
76	G/Y3				
77	G/Y4	1			
78	G/Y5]			
79	G/Y6	1	Picture data output Correspondence of output data format (RGB, YCbCr etc.) and output data are able to changed by register setting.		
80	GY7	1			
81	B/Cb0	1			
82	B/Cb1	0			
83	B/Cb2	1			
84	B/Cb3	1			
85	B/Cb4	1			
86	B/Cb5	1			
87	B/Cb6	1			
88	B/Cb7	1			
89	DCLK	νo	Dot clock (DCLK) signal pin Normally, DCLK frequency is 13.5MHz. DCLK is able to input from this pin and output from this pin by dividing from clock input.		
	VDD	+=	+3.3V power supply		


No.	Pin Name	VO	Function
91	VSS		Connect to ground
92	HSYNC	1/0	Horizontal sync. signal pin When internal sync. generator is used, outputs dot clock (DCLK) by frequency divided. When internal sync. generator is not used, it becomes input.
93	VSYNC	vo	Vertical sync. signal pin When internal sync. generator is used, outputs dot clock (DCLK) by frequency divided. When internal sync. generator is not used, it becomes input.
94	FID/FHREF	1/0	Field discrimination signal (FID) and horizontal sync. phase reference signal (FHREF) pin Set this pin by register setting. When set to FID, outputs by using the internal sync. generator and inputs by not using it. "H" is correspond to odd field. When set to FHREF, outputs signal divided by XTL0. When XTL0 is 8fsc, signal becomes suitable HSYNC period and we for phase compare with HSYNC signal.
95	CBLNK/FSC	1/0	Composite blanking signal (CBLNK) and fsc signal pin Set this pin by register setting. When set to CBLK, outputs by using the internal sync. generator and inputs by not using it. When set to fsc, outputs signal divided by XTL0. Divided ratio is able to selected 1/8 or 1/16.
96	CSYNC	0	Composite sync. signal pin divided by DCLK. Signal is not able to input.
97	XSGRST	Ť	Reset signal input of sync. generator "L" for initialize the internal sync. generator.
98	CLK00	0	Outputs clock divided by XTL0 Divided ratio is able to selected 1/8 or 1/16.
99	DOUT	0	Audio digital output
100	DATO	0	Audio serial data output to DAC
101	LRCO	0	L/R clock output to DAC
102		0	Bit clock output to DAC
103		1	Clock input for audio interface Input 256fs (11.2896MHz), 384fs (16.9344MHz), 512fs (22.5792MHz) and 768fs (33.8688MHz).
104	VDD	_	+3.3V power supply
105		_	Connect to ground
106	XTL2O	0	Master clock of CD-ROM decoder and audio decoder Clock input to XTL2I or connect a oscillator between XTL2I and XTL2O. Frequency is 45MHz.
107	XTL2I	1	This clock is for internal circuit, then not synchronize the input and output.
108	VDD	_	+3.3V power supply
109	C2PO		C2 pointer input from CD-DSP Indicate the error of DATI input.
110	LRCI	1	LR clock input from CD-DSP Indicate the L ch and R ch of DATI.
111	DATI	1	Serial data input from CD-DSP
112	BCKI	1	Bit clock input from CD-DSP Clock for strobe the DATI input.
113	DOIN	1	Digital data input from CD-DSP
114	XHCS	1 1	Chip select signal input at register access
115	XHDT	vo	Wait signal output at register access When host interface is pararell mode only, this pin is effective. Use to pull-up for open drain operation. In the serial mode, use to pull-up.
116	HRW	1	When host interface is parallel mode, this pin becomes R/W signal input. When host interface is serial mode, it becomes serial clock input.
117	XHIRQ	0	Interrupt request signal output Use to pull-up for open drain operation.
118		1.1	Hardware reset signal input When this pin set to "L", initialize the all operation.
119			the state of the UAS become register address input pins
120		۱ ا	When host interface is parallel mode, HA0-HA3, becomes serial data input pin, and HA1-HA3 are fixed to "L" level.

DX-V370

CXD1913Q (VCDB ASSY: IC301)

• DIGITAL VIDEO ENCODER

• Block Diagram




No.	Function Pin Name	VO	Function						
1	PD7								
2	PD6	1 . 1	8bit pixel data input						
3	PD5	- '	Then PIF MODE ≥ 0, input for Y, Cb and Cr signals which are multiplexed. Then PIF MODE = 1, input for Y signal.						
4	PD4	1							
5	VSS	1 =	Ground for digital						
6	PD3								
7	PD2	7	8bit pixel data input						
8	PD1	- 1	When PIF MODE = 0, input for Y, Cb and Cr signals which are multiplexed. When PIF MODE = 1, input for Y signal.						
9	PD0	7	THICH I HOUL - I HIPSTON OF STATE						
10	VDD	+=	Power supply for digital						
11	PD15/TD7								
12	PD14/TD6	7							
13	PD13/TD5	7	8bit pixel data input/test data bus						
14	PD12/TD4	7	When PIF MODE = 0, there pins are not able to we.						
15	PD11/TD3	- 1/0	When PIF MODE = 1, input for Cb and Cr signals which are multiplexed. In the test mode, use for the internal circuit test data bus. Test mode is opened for device vender only.						
16	PD10/TD2	7							
17	PD9/TD1	7	·						
18	PD8/TD0								
19	VSS	-	Ground for digital						
20	IREF	1	Reference current input Connect a 16-times resister ("16R") of output resistor value "R" .						
21	VREF	1	Reference voltage input Set the output full scale.						
22	AVDD1	_	Power supply for analog						
23	AVSS1	_	Ground for analog						
24	COMP-O/V	0	10bit D/A converter output When YC/YUV = 1, outputs conposite signal. When YC/YUV = 0, outputs color-difference (V) signal.						
25	VB	0	Connect a about 0.1µF capacitor to VSS.						
26	VG	0	Connect a about 0.1µF capacitor to AVDD.						
27	AVDD2		Power supply for analog						
28	AVSS2	_	Ground for analog						
29	Y-OUT/Y	0	10bit D/A converter output Outputs luminance (Y) signal.						
30		-	Power supply for analog						
31	AVSS3	1 -	Ground for analog						
32	C-OUT/U	0	10bit D/A converter output When YC/YUV = 1, outputs chroma (C) signal. When YC/YUV = 0, outputs color-difference (U) signal.						

No.	Pin Name	VO	Function
33	TD10	1/0	Test data bus Set to open. In the test mode, we for the internal circuit test data bus. Test mode is opened for device vender only.
34	VDD	_	Power supply for digital
35	TD9	1/0	Test data bus Set to open. In the test mode, we for the internal circuit test data bus.
36	TD8		Test mode is opened for device vender only.
37	XTEST1	1	Test mode control input with pull-up
38	XTEST2	1	When these pins are "H", CXD1910AQ is not test mode. Test mode is opened for device vender only.
39	XTEST3		
40	VSS		Ground for digital
41	TRST		Reset signal input for JTAG of active "L" with pull-up.
42	VDD		Power supply for digital
43	TDI	1	Serial data input for JTAG with pull-up
44	TMS		Control signal input for JTAG with pull-up
45	TCK	1	Clock input for JTAG
46	TDO	0	Serial data output for JTAG
47	VSS		Ground for digital
48	SI/SDA	1.	This pins function is selected by XIICEN (pin 64). When XIICEN is "H", it becomes SONY SIO mode and SI serial data input. When XIICEN is "L", it becomes I2C-BUS mode and SDA input/output.
49	SCK/SCL		This pins function is selected by XIICEN (pin 64). When XIICEN is "H", it becomes SONY SIO mode and SCK serial clock input. When XIICEN is "L", it becomes I2C-BUS mode and SCL input.
50	XCS/SA	1	This pins function is selected by XIICEN (pin 64). When XIICEN is "H", it becomes SONY SIO mode and XCS chip select input. When XIICEN is "L", it becomes I ² C-BUS mode and SA slave address selection input signal which selecting slave address of I ² C-BUS.
51	XVRST	ı	Vertical sync. reset input of active "L" with pull-up Use for synchronize the external and internal vertical sync. When XVRST is "L", reset the internal digital sync. generator according to FI.
52	FI	ı	Field ID input Indicates the field ID at vertical sync. reset. H: 1st field L: 2nd field
53	VDD	-	Power supply for digital
54	XTEST4	_	Test mode control input with pull-up When these pins are H, CXD1910AQ is not test mode. Test mode is opened for device vender only.
55	XRST	1	System reset input at active "L" "L" for more than 40 clocks (SYSCLK) at power on reset.
56	SYSCLK	1	System clock input It needs to correctly 27MHz for generating the correctly sub-carrier frequency.
57	PDCLK	0	Pixel data clock output for 13.5MHz This clock is SYSCLK divided by 2. Use for 16bit pixel data mode.
58	VSS	-	Ground for digital
59	VSYNC	0	Vertical sync. signal output
60	HSYNC	0	Horizontal sync. signal output
61	so	0	This pin's function is selectedby XIICEN (pin 64). When XIICEN is "H", it becomes SONY SIO mode and SO serial out output. When XIICEN is "L", this pin is not used and output becomes Hi-impedance.
62	FID	0	Field ID output When FIDS = 1, L: 1st field, H: 2nd field. When FIDS = 0, H: 1st field, L: 2nd field.
63	VDD]	Power supply for digital
64	XIICEN	-	Serial interface mode selection input with pull-up When this pin is "L", pins 48 to 50 and 61 become I ² -C-BUS mode. When this pin is "H", pins 48 to 50 and 61 become SONY SIO mode.

PD6193A9 (VCDB ASSY : IC501)

· VCD CONTROL IC

• Block Diagram




DX-V370


No.	Pin Name	NO	Function	No.	Pin Name	VO	Function		
1	P20			51	MD2	1	Operation mode setting (connect to GND)		
2	P21	1		52	HSTX	1	N.C.		
3	P22	1		53	TVSYNC		Video vertical sync. signal interruption		
4	P23	1		54	IRQM	T	CXD1852 interruption		
5	P24	1 .		55	REQACK	1/0	Serial communication (REQ/ENB)		
6	P25	1	Not used (+5V)	56	INT3	1	Not used (+5V)		
7	P26	1		57	OSD MODE	1	H : Color L : Monochrome (connect to +5\)		
8	P27	1		58	P65				
9	P30	1		59	P66	1	Not used (+5V)		
10	P31	1		60	COLOR BAR	1	L : Color-bar display		
11	VSS	-	GND	61	P70				
12	P32			62	P71	1			
13	P33	1		63	P72				
	P34	1		64	P73		_		
14		-	Not used (+5V)	65	P74	1	Reserve pin (+5V)		
15	P35	┨		66	P75	1			
16		┨		67	P76	1			
17	P37		Coriol deta insul	68	P77	1			
18	SINO	0	Serial data input	69	PAO				
19	SOT0		Serial data output	1					
20	P42	!	Not used (+5V)	70	PA1				
21	SINC	<u> </u>	Senal communication (data input)	71 72	PA2				
22	SOUTB	0	Serial communication (data output)		PA3	1	Not used (+5V)		
23	VCC	1	Power supply (+5V)	73	PA4				
24	SCKB	0	Serial communication (clock)	74	PA5				
25	CSM	0	Communication device selection (CXD1852)	75	PA6				
26	CSV	0	Communication device selection (CXD1913)	76	PA7				
27	BUSW	0	Communication device selection (system controller)	77	XRST	1	External reset request input		
28	RSTM	0	Reset (CXD1852)	78	PB0				
29	RSTV	0	Reset (CXD1913)	79	PB1	1	Not used (+5V)		
30	LD/VCD	0	Select the player output screen H: Player screen L: VCD screen	80	PB2				
31	NTSC/PAL			81	VSS	_	GND		
32	P85	0	Reserve pin (+5V)	82	X0	- 1	Pins for crystal oscillator (4MHz)		
33	P86			83	X1	0	Filis for dystaroscillator (4MH2)		
34	AVCC	1	Power supply (+5V)	84	vcc	1	Power supply (+5V)		
35	AVR+	1	Reference voltage of analog circuit (+5V)	85	P00				
36	AVR-	1	Reference voltage of analog circuit (GND)	86	P01				
37	AVSS	-	GND	87	P02				
38	P50			88	P03				
39	P51		Not wood (. 5) 0	89	P04				
40	P52	1 1	Not used (+5V)	90	P05				
41	P53			91	P06				
42	vss	-	GND	92	P07		Net word (5)0		
43	P54			93	P10	1	Not used (+5V)		
44	P55			94	P11				
45	P56	1 '	Not used (+5V)	95	P12				
46	P57	1		96	P13				
47	P90			97	P14				
48	P91	1/0	Not used (+5V)	98	P15				
49	MD0	-		99	P16				
	INDU	- 1	Operation mode setting (connect to +5V)	1	P17				

7.1.2 DISPLAY

W VAW1044 (FLKY ASSY : V101)

• FL TUBE





Anode and Grid Assignment

		_								
M	G1	G2	G3	G4	G5	G6	G7	G8	G9	G10
PI	1	4	5	7	8	10	0 0	13	14	15
P2	2		6	8	D	ONE-TOUCH	12	KARAOKE		٥I
P3	3		/		С			С		
P4	A	d	d	LD	d	ď .	đ	d	đ	B
P5	\triangleright	e	e	PBC	е	e	e	e	e	1/L
P6	00	ť	1	٧-	1	f	t	1	f	2/R
P7	RPT	g	g	CD	g	g	g	g	g	
P8	AC-3	h	h	-	h	ħ	£	ħ	h	
P9	\	i	i	PGM	1	i		ı	1	
P10	$\overline{}$	j	j	TOTAL	j	j	j	J	j	
P11	$\overline{}$	k				k		k	k	
1 1										

Pin Assignment

Pin No.	1	2	3	4	5	6	7	8	9	10	1.1	12	13	14	15	16	17
Assignment	F	F	NP	NL	NL	NL	NL	G1	G2	G3	G4	G5	G6	G7	G8	G9	G10
Pin No.	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34
Assignment		P2	P3	P4	P5	P6	P7	P8	P9	P10	P11	NL	NL	NL	NP	F	F

F: Filament G1 - G10: Grid P1 - P11: Anode NP: No Pin NL: No Lead



7.2 DIAGNOSIS

7.2.1 SELF-DIAGNOSTIC FUNCTION (1) SELF-DIAGNOSTIC FUNCTION

The self-diagnostic functions automatically display an error code on the TV screen and front panel fluorescent display section when there is an error. The customer checks the error code and conveys it to the service personnel to make repairs more efficient.

After an error occurs, even if the error code goes off, you can display the error code again by holding down the CLEAR key for 5 seconds (except a loading error L * display). At that time, partial error is displayed with the mechanism switch information. However, if the power cord is unplugged, the error code information is lost.




Fig. 1 TV screen display

This table explains the information for analyzing the cause when an error occurs with the CLD player.

Self- diagnostic error code	Contents	Conditions	Probable cause
НО	Spindle overcurrent detection error.	In the play state, overcurrent was detected in the spindle motor. Monitoring starts 5 seconds after the start of play or special playback mode, this error is detected if the overcurrent port is "L" for 4 seconds.	Motor NG Clamper rubbing
Uo	FG abnormality error	 ① At LD start-up, the rate of rotation calculated from the FG was less than 15 rpm for 5 consecutive seconds from the spindle run command. ② At CD start-up, there was less than 1/8th rotation even after 5 seconds had passed since the end of acceleration. ③ During play search, CD: subcordes are being read/LD: Phillips codes are being read and the spindle is locked, but a state in which the rate of rotation calculated from the FG was less than 15 rpm continued for 5 seconds or more. In the above case, it is judged that an abnormality has occurred in the FG sensor and that accurate rotation rate calculation has become impossible. 	FG sensor abnormality, FG signal not coming to mechanism controller FG sensor clogged Rubbing between FG sensor and slit Turntable dropped FG slit deposition NG
H1	Partial short error	 ① At LD start-up, the speed did not reach 1200 rpm within a certain time (12 seconds) after the spindle run command. ② At CD start-up, a certain speed (313 rpm) was not reached within 6 seconds from the end of spindle acceleration. 	Spindle motor NG Commutator NG Bearing too tight Power supply NG
H2 A0	Power supply abnormality error	 5V power supply abnormality detected. The power supply abnormality port is constantly monitored and if its signal stays high for about 1 second consecutively, the power supply is judged to be abnormal. 	- 5V not fed from POWER SUPPLY assy Parts shorted
L*	Loading error	①When loading operation goes over time (approx. 10 sec.). ②When assist at disc sense entry ends and is not tilt neutral. ③When assist at set up entry ends and is not tilt neutral.	Titt switch 1, 2, 3 abnormal, so titt/loading state not read in correctly Titt/loading mechanism mechanically locked Drive IC NG Power supply NG
E*	Slider error	During slider movement, a time over-run occurred (track count search 20 seconds, mandatory movement 10 seconds)	Slider ceased being able to run The slider mechanism is mechanically locked and can no longer move to its target. Slider position switch NG Flexible cable pulled out Drive IC NG Power supply abnormal
U1	Miss clamp error	① During LD setup, after 1/8th rotation, the track count during 1/8 rotation exceeded 511. ② During start-up, the focus was lost once and refocusting was attempted, but the focus could not be locked. ③ Two FG pulses did not come within 800 ms from from the start of LD start-up. ④ The disc clamp operation did not end within 5 seconds.	Disc sandwiched Disc shifted Spindle motor NG Disc scratched or dirty defocused during start-up Two discs loaded PU actuator NG Titt sensor NG Titt neutral NG (tilt base NG)

Seif- diagnostic error code	Contents	Conditions	Probable cause
Р*	Spindle error	 ① During TOC reading with an LD, the spindle servo was not locked within 60 seconds from the start of the spindle run. ② When CAV/CLV determination is not finished within 60 seconds from spindle servo lock. ③ The codes could not be read for 10 - 15 seconds consecutively for an LD or 7 - 10 seconds for a CD/CDV and the spindle servo was not locked. ④ The speed exceeded 2100 rpm during LD start up. 	P0:•PH code, SUB-Q code can not be read •VCO, PLL offset out of adjustment •Disc defect P5:•PAL disc, mirror disc, etc. PLAY •No RF P6:•Spindle servo does not lock •Spindle motor NG
F*	Focus error	① "In the "no disc" state, a setup command was received from the mode controller. ② When LD is out of focus when slider is moved to starting position during set up. In case of CD/CDV is NG even after three focus tries. ③ During start-up, the maximum slider servo duty continued for 3 loops or more.	F5: CD, LD on top of each other LD scratched or dirty defocused during slider movement Disc NG Slider position switch NG F6: Inner edge of disc scratched or dirty Slider ran into inner edge mechanical stopper
J1	VCD μCOM communi- cation error	Communication error between the microcomputer (IC501) on the VCDB Assy and the mode control IC.	Wire break of communication line (connector CN101 NG) Power supply NG VCD microcomputer (IC501) NG Communication line buffer IC (IC601) NG NG
J2	VCD μCOM communi- cation error	Communication error between the micro∞mputer (IC501) on the VCDB Assy and the VCD decoder (IC101).	VCD microcomputer (IC501) NG Communication line buffer IC (IC601) NG Buffer IC (IC602, IC603) NG MPEG decoder IC (IC101) NG
J3	VCD μCOM communi- cation error	Communication error between the microcomputer (IC501) on the VCDB Assy and the video encoder (IC301).	VIDEO encoder IC (IC301) NG Wire break of communication line between IC501 and IC301

^{*} Besides the above errors, there is the "U2" communications error (the mode controller could not communicate normally with the mechanism controller)

The probable cause is a defective mechanism controller, disconnected cable, etc..

* Mechanism mode contents (meaning of * for L * etc.)

0: Play

5: Setup (rotation start)

9: Side A → Side B

1: Open

6: TOC read

A: Side B → Side A

2: Standby

7: Play

3: Clamp

8: Search

4 : Disc sense

81



(2) FORMAT OF THE MECHANISM SWITCH INFORMATION WHICH IS TRANSMITTED TO THE MODE CONTROL IN THE ERROR OCCURRENCE

							Hexadecimal number system	Binary number system	
Mechanism Mechanism cont Communication (Mode control di Example	rol → Mode byte address	control 5 (COMBUF5 alue as it is.)	Hexadecir	mai number system		Example	0 1 2 3 4 5 6 7 8 9 A B C D E F	0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 1 0 0 0 0 1 1 0 0 0 0 1 1 1 0 0 0 0 1 1 1 1 1 0 0 1 1 1 1 1 1 0 0 1	
Hexadecimal numb	er system					7			
Binary number syst 0 bit 7	em 0 bit 6	o bit 5	1 bit 4	o bit 3	1 bit 2	1 bit 1	1 bit 0		
TURN A	O Not used	LTSW1	LTSW2	LTSW3	SLDP1	SLDP	2 SLDP	3	
TURNA S 0 1 Example of 1 7 indicated as follows		SW Loading/	tift position	`		SLDP Slide	or position		
Slider : Side B Titt : Titt + Position : B-INS	IDE 1 (D 1 Loading (I D 1 Standby (D 0 Clamp (Di D 0 Tilt - (Cla I 0 Tilt + (Clai	Tray close & spin arring spindle up mp state)	•	1 1 1 0 1	0 1 CDV 1 0 LD ac 1 1 CD in	active position V active position active position inside position a B inside position		




7.2.2 DISASSEMBLY/ASSEMBLY

(1) DISC TRAY

• Disassembly : $1 \rightarrow 2 \rightarrow 3 \rightarrow 4 \rightarrow 5$


• Assembly : ⑤→①



(2) MOTHER ASSY


• Disassembly : $1 \rightarrow 2 \rightarrow 3 \rightarrow 4 \rightarrow 5 \rightarrow 6$


• Assembly $: \overline{6} \rightarrow \overline{5} \rightarrow \overline{4} \rightarrow \overline{3} \rightarrow \overline{2} \rightarrow \overline{1}$








(3) HOW TO INSTALL THE FLEXIBLE CABLE FOR CARRIAGE ASSY



























DX-V370 DX-V350

7.2.3 AGEING MODE

AGEING MODE: ON




7.2.4 VCD COLOR BAR OUTPUT (DX-V370)

The VCDB ASSY have the test mode which output the color-bar signal independently.


VCD Color-bar Test Mode

Color-bar TEST MODE: ON

1 Power OFF





(2) Mount R558 (0Ω)



(3) Power ON









7.3 BLOCK DIAGRAM MCK 16M from CONT VIDEO (RF CORR) 1.75MHz LPF IC801 LA9425 TRKQ, FOCUS, TILT ERROR AMP. OE IC TILT ٩ SUB CODE IC802 LC78621E DSP IC901 LA9420M SERVO CONTROL 1/2 ROMOXA vso LASY SLIDER ERR VCXO ERR to CONT (6) SPOL ERR PWM from DVP IC ACC CONT 10905(2/2) SPDL RTN IC400 LA7134M VIDEO IC SLIDER SLIDER DR 3.58M TRAP **⊚** IC101 PD0245A2 400 MECHA. from CONT NR 47 EAR LOADING /TILT MOTOR (S) BOTTON VIDEO LIM FLKY ASSY TOP REG VREF LPF IC101 PD3364A CLP PLS GEN. 3 ORDER LPF MODE PEAK DET. 1 ORDER LPF 1C702 - 2 DEMO DATA E AUDIO TRAP LPF RF CORR from CONT 2 ADOS FDOS DELAY to CONT 38

